

Pubblicazioni su Rivista

1. Vincenzo Catania, Gaetano Carmelo La Delfa, Salvatore Monteleone, Davide Patti, Daniela Ventura, Giuseppe La Torre. GOOSE: goal oriented orchestration for smart environments. *IJAHC* 32(3): 159-170 (2019)
2. Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti. Improving Energy Efficiency in Wireless Network-on-Chip Architectures. *JETC* 14(1): 9:1-9:24 (2018)
3. Vincenzo Catania, Giuseppe La Torre, Salvatore Monteleone, Daniela Panno, Davide Patti. User-Generated Services Composition in Smart Multi-User Environments. *J. Sensor and Actuator Networks* 6(3): 20 (2017)
4. Daniela Ventura, Aitor Gómez-Goiri, Vincenzo Catania, Diego López-de-Ipiña, J. A. M. Naranjo, Leocadio G. Casado. Security analysis and resource requirements of group-oriented user access control for hardware-constrained wireless network services. *Logic Journal of the IGPL* 24(1): 80-91 (2016)
5. Gaetano Carmelo La Delfa, Salvatore Monteleone, Vincenzo Catania, Juan F. De Paz, Javier Bajo. Performance analysis of visual markers for indoor navigation systems. *Frontiers of IT & EE* 17(8): 730-740 (2016)
6. Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania. Exploiting antenna directivity in wireless NoC architectures. *Microprocessors and Microsystems - Embedded Hardware Design* 43: 59-66 (2016)
7. Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Partha Pratim Pande, Vincenzo Catania. On-Chip Communication Energy Reduction Through Reliability Aware Adaptive Voltage Swing Scaling. *IEEE Trans. on CAD of Integrated Circuits and Systems* 35(11): 1769-1782 (2016)
8. Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti. Cycle-Accurate Network on Chip Simulation with Noxim. *ACM Trans. Model. Comput. Simul.* 27(1): 4:1-4:25 (2016)
9. Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania. Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures. *IEEE Trans. VLSI Syst.* 24(4): 1535-1545 (2016)
10. Maurizio Palesi, Davide Patti, Giuseppe Ascia, Daniela Panno, Vincenzo Catania. Coupling Routing Algorithm and Data Encoding for Low Power Networks on Chip. *JCS* 11(3): 552-566 (2015)
11. Vincenzo Catania, Andrea Araldo, Davide Patti. Parameter Space Representation of Pareto Front to Explore Hardware-Software Dependencies. *ACM Trans. Embedded Comput. Syst.* 14(4): 77:1-77:25 (2015)
12. Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Davide Patti. Distributed topology discovery in self-assembled nano network-on-chip. *Computers & Electrical Engineering* 40(8): 292-306 (2014)
13. Maurizio Palesi, Rafael Tornero, Juan Manuel Orduña, Vincenzo Catania, Daniela Panno. Designing Robust Routing Algorithms and Mapping Cores in Networks-on-Chip: A Multi-objective Evolutionary-based Approach. *J. UCS* 18(7): 937-969 (2012)
14. Davide Patti, Andrea Spadaccini, Maurizio Palesi, Fabrizio Fazzino, Vincenzo Catania. Supporting Undergraduate Computer Architecture Students Using a Visual MIPS64 CPU Simulator. *IEEE Trans. Education* 55(3): 406-411 (2012)
15. Giuseppe Ascia, Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti. Performance evaluation of efficient multi-objective evolutionary algorithms for design space exploration of embedded computer systems. *Appl. Soft Comput.* 11(1): 382-398 (2011)
16. Maurizio Palesi, Giuseppe Ascia, Fabrizio Fazzino, Vincenzo Catania. Data Encoding Schemes in Networks on Chip. *IEEE Trans. on CAD of Integrated Circuits and Systems* 30(5): 774-786 (2011)

17. Maurizio Palesi, Shashi Kumar, Vincenzo Catania. Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip. *IEEE Trans. on CAD of Integrated Circuits and Systems* 29(3): 426-440 (2010)
18. Maurizio Palesi, Shashi Kumar, Vincenzo Catania. Bandwidth-aware routing algorithms for networks-on-chip platforms. *IET Computers & Digital Techniques* 3(5): 413-429 (2009)
19. Maurizio Palesi, Rickard Holsmark, Shashi Kumar, Vincenzo Catania. Application Specific Routing Algorithms for Networks on Chip. *IEEE Trans. Parallel Distrib. Syst.* 20(3): 316-330 (2009)
20. Alessandro G. Di Nuovo, Vincenzo Catania, Santo Di Nuovo, Serafino Buono. Psychology with soft computing: An integrated approach and its applications. *Appl. Soft Comput.* 8(1): 829-837 (2008)
21. Vincenzo Catania, Maurizio Palesi, Davide Patti. Reducing complexity of multiobjective design space exploration in VLIW-based embedded systems. *TACO* 5(2): 11:1-11:33 (2008)
22. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti. Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip. *IEEE Trans. Computers* 57(6): 809-820 (2008)
23. Vincenzo Catania, Maurizio Palesi, Davide Patti. Analysis and Tools for the Design of VLIW Embedded Systems in a Multi-Objective Scenario. *Journal of Circuits, Systems, and Computers* 16(5): 819-846 (2007)
24. Giuseppe Ascia, Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti. Efficient design space exploration for application specific systems-on-a-chip. *Journal of Systems Architecture* 53(10): 733-750 (2007)
25. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi. A Multi-objective Genetic Approach to Mapping Problem on Network-on-Chip. *J. UCS* 12(4): 370-394 (2006)
26. Giuseppe Ascia, Vincenzo Catania, Daniela Panno. An integrated fuzzy-GA approach for buffer management. *IEEE Trans. Fuzzy Systems* 14(4): 528-541 (2006)
27. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi. A multiobjective genetic approach for system-level exploration in parameterized systems-on-a-chip. *IEEE Trans. on CAD of Integrated Circuits and Systems* 24(4): 635-645 (2005)
28. Giuseppe Ascia, Vincenzo Catania, Daniela Panno. An evolutionary management scheme in high-performance packet switches. *IEEE/ACM Trans. Netw.* 13(2): 262-275 (2005)
29. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi. A GA-based design space exploration framework for parameterized system-on-a-chip platforms. *IEEE Trans. Evolutionary Computation* 8(4): 329-346 (2004)
30. Vincenzo Catania, Giuseppe Ficili, Daniela Panno. An integrated framework for traffic control in ATM networks based on soft-computing techniques. *Inf. Sci.* 138(1-4): 31-44 (2001)
31. Giuseppe Ascia, Vincenzo Catania, Daniela Panno. An efficient fuzzy system for traffic management in high-speed packet-switched networks. *Soft Comput.* 5(4): 247-256 (2001)
32. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Sarta. An Instruction-Level Power Analysis Model with Data Dependency. *VLSI Design* 2001(2): 245-273 (2001)
33. Vincenzo Catania, Giuseppe Ficili, Daniela Panno. On the impact of traffic control algorithms on resource management in ATM networks. *Computer Communications* 22(3): 258-265 (1999)
34. Giuseppe Ascia, Vincenzo Catania, Marco Russo. VLSI hardware architecture for complex fuzzy systems. *IEEE Trans. Fuzzy Systems* 7(5): 553-570 (1999)
35. Vincenzo Catania, Michele Malgeri, Marco Russo. Applying fuzzy logic to codesign partitioning. *IEEE Micro* 17(3): 62-70 (1997)
36. Giuseppe Ascia, Vincenzo Catania, Giuseppe Ficili, Sergio Palazzo, Daniela Panno. A VLSI fuzzy expert system for real-time traffic control in ATM networks. *IEEE Trans. Fuzzy Systems* 5(1): 20-31 (1997)

37. Vincenzo Catania, Antonio Puliafito, Salvatore Riccobene, Lorenzo Vita. Monitoring performance in distributed systems. *Computer Communications* 19(9-10): 788-803 (1996)
38. Vincenzo Catania, Antonio Puliafito, Salvatore Riccobene, Lorenzo Vita. An I/O subsystem supporting mass storage functions in parallel systems. *Computer Standards & Interfaces* 18(2): 117-138 (1996)
39. Giuseppe Ascia, Vincenzo Catania. An Efficient Hardware Architecture to Support Complex Fuzzy Reasoning. *International Journal on Artificial Intelligence Tools* 5(1-2): 41-60 (1996)
40. Giuseppe Ascia, Vincenzo Catania, Antonio Puliafito, Lorenzo Vita. A Reconfigurable Parallel Architecture for a Fuzzy Processor. *Inf. Sci.* 88(1-4): 299-315 (1996)
41. Vincenzo Catania, Antonio Puliafito, Lorenzo Vita. A Fuzzy Approach to Mapping Problems. *Inf. Sci.* 95(3): 191-217 (1996)
42. Vincenzo Catania, Giuseppe Ficili, Sergio Palazzo, Daniela Panno. A comparative analysis of fuzzy versus conventional policing mechanisms for ATM networks. *IEEE/ACM Trans. Netw.* 4(3): 449-459 (1996)
43. Vincenzo Catania, Giuseppe Ascia. A VLSI Parallel Architecture for Fuzzy Expert Systems. *IJPRAI* 9(2): 421-447 (1995)
44. Abraham Kandel, Giuseppe Ascia, Vincenzo Catania, Biagio Giacalone, Marco Russo, Lorenzo Vita, Andrés Jaramillo-Botero, Yoichi Miyake, Hua Harry Li, Nowell Godfrey, Yuandong Ji, Shuwei Guo, Liliane Peters, Krishna Rao Valavala, Mahmoud A. Manzoul, Antonio Ruiz, Julio Gutiérrez, Felipe Fernández. *Fuzzy Hardware Challenges*. *IEEE Micro* 15(6): 61-67 (1995)
45. Giuseppe Ascia, Vincenzo Catania, Biagio Giacalone, Marco Russo, Lorenzo Vita. Designing for parallel fuzzy computing. *IEEE Micro* 15(6): W1-W11 (1995)
46. Vincenzo Catania, Antonio Puliafito, Salvatore Riccobene, Lorenzo Vita. Design and Performance Analysis of a Disk Array System. *IEEE Trans. Computers* 44(10): 1236-1247 (1995)
47. Salvatore Casale, Vincenzo Catania, Aurelio La Corte. Service integration issues on an ATM DQDB MAN. *Computer Communications* 17(6): 407-418 (1994)
48. Vincenzo Catania, Aurelio La Corte, Antonio Puliafito, Lorenzo Vita. A Simulation Study of DQDB Metropolitan Area Network. *Simulation* 62(3): 158-171 (1994)
49. Vincenzo Catania, Antonio Puliafito, Marco Russo, Lorenzo Vita. A VLSI fuzzy inference processor based on a discrete analog approach. *IEEE Trans. Fuzzy Systems* 2(2): 93-106 (1994)
50. Salvatore Casale, Vincenzo Catania, Antonio Puliafito, Lorenzo Vita. A remote bridging technique to increase performability in distributed systems. *IEEE Trans. Industrial Electronics* 41(2): 182-190 (1994)
51. Vincenzo Catania, Antonio Puliafito, Lorenzo Vita. A Model for Performance Evaluation of Gracefully Degrading Systems. *Comput. J.* 36(2): 177-185 (1993)
52. Salvatore Casale, Vincenzo Catania, Aurelio La Corte, Lorenzo Vita. Service management on an ATM DQDB MAN. *Computer Communications* 16(3): 147-154 (1993)
53. Vincenzo Catania, Antonio Puliafito, Lorenzo Vita. High-speed data service in distributed systems based on SMDS. *Computer Communications* 16(7): 394-402 (1993)
54. Vincenzo Catania, Antonio Puliafito, Lorenzo Vita. A modeling framework to evaluate performability parameters in gracefully degrading systems. *IEEE Trans. Industrial Electronics* 40(5): 461-472 (1993)
55. Vincenzo Catania, Salvatore Cavalieri, Lorenzo Vita. Rearrangeable switch fabric for fast packet switching. *Computer Communications* 14(8): 451-460 (1991)
56. Salvatore Casale, Vincenzo Catania, Alberto Faro, Nikolai Parchenkov, Lorenzo Vita. Design and performance evaluation of an optical fibre LAN with double token rings. *Computer Communications* 12(3): 158-166 (1989)

Publicazioni su Atti di Conferenze

1. Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti, John Jose. Analyzing networks-on-chip based deep neural networks. NOCS 2019: 23:1-23:2
2. Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti, John Jose. Approximate Wireless Networks-on-Chip. DCIS 2018: 1-6
3. Salvatore Michele Biondi, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti. smARTworks: A Multi-sided Context-aware Platform for the Smart Museum. PECCS 2018: 241-247
4. Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti. Packetization of Shared-Memory Traces for Message Passing Oriented NoC Simulation. ISC 2018: 311-325
5. Salvatore Michele Biondi, Vincenzo Catania, Salvatore Monteleone, Carmelo Polito. Bus as a sensor: A mobile sensor nodes network for the air quality monitoring. WiMob 2017: 272-277
6. Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti. Improving the energy efficiency of wireless Network on Chip architectures through online selective buffers and receivers shutdown. CCNC 2016: 668-673
7. Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti. Energy efficient transceiver in wireless Network on Chip architectures. DATE 2016: 1321-1326
8. Salvatore Michele Biondi, Salvatore Monteleone, Giuseppe La Torre, Vincenzo Catania. A Context-Aware Smart Parking System. SITIS 2016: 450-454
9. Giuseppe La Torre, Salvatore Monteleone, Marco Cavallo, Valeria D'Amico, Vincenzo Catania. A Context-Aware Solution to Improve Web Service Discovery and User-Service Interaction. UIC/ATC/ScalCom/CBDCOM/IoP/SmartWorld 2016: 180-187
10. Giuseppe Ascia, Vincenzo Catania, Raffaele Di Natale, Andrea Fornaia, Misael Mongiovi, Salvatore Monteleone, Giuseppe Pappalardo, Emiliano Tramontana. Making Android Apps Data-Leak-Safe by Data Flow Analysis and Code Injection. WETICE 2016: 205-210
11. Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti. Noxim: An open, extensible and cycle-accurate network on chip simulator. ASAP 2015: 162-163
12. Daniela Ventura, Salvatore Monteleone, Giuseppe La Torre, Gaetano Carmelo La Delfa, Vincenzo Catania. Smart EDIFICE - Smart EveryDay interoperating future devICEs. CTS 2015: 19-26
13. Andrea Mineo, Mohd Shahrizal Rusli, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania, Muhammad N. Marsono. A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures. DATE 2015: 513-518
14. Giuseppe Monteleone, Raffaele Di Natale, Piero Conca, Salvatore Michele Biondi, Antonio Rosario Intiliasano, Vincenzo Catania, Daniela Panno. A Decision Support System for Hotel Facilities Inventory Management. DEXA (1) 2015: 460-470
15. Gaetano Carmelo La Delfa, Vincenzo Catania, Salvatore Monteleone, Juan Francisco de Paz, Javier Bajo. Computer Vision Based Indoor Navigation: A Visual Markers Evaluation. ISAmI 2015: 165-173
16. Vincenzo Catania, Giuseppe La Torre, Salvatore Monteleone, Daniela Panno, Davide Patti. User-Generated services: Policy Management and access control in a cross-domain environment. IWCMC 2015: 668-673
17. Daniela Ventura, Ruben Verborgh, Vincenzo Catania, Erik Mannens. Autonomous Composition and Execution of REST APIs for Smart Sensors. SSN-TC/OrdRing@ISWC 2015: 13-24

18. Davide Patti, Maurizio Palesi, Vincenzo Catania. Merging Compilation and Microarchitectural Configuration Spaces for Performance/Power Optimization in VLIW-Based Systems. CSOC 2014: 203-212
19. Davide Patti, Andrea Mineo, Salvatore Monteleone, Vincenzo Catania. Topology Discovery in Deadlock Free Self-assembled DNA Networks. CSOC 2014: 301-311
20. Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania. An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs. DATE 2014: 1-6
21. Vincenzo Catania, Daniela Ventura. An approach for monitoring and smart planning of urban solid waste management using smart-M3 platform. FRUCT 2014: 24-31
22. Vincenzo Catania, Davide Patti, Mariagrazia Sciacca. Introducing Consciousnet : Internet Content as an Environment for Human-Machine Interaction. HCI (2) 2014: 382-393
23. Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Davide Patti. A Low-resource and Scalable Strategy for Segment Partitioning of Many-core Nano Networks. MES 2014: 17-24
24. Mohd Shahrizal Rusli, Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania, Muhammad N. Marsono. A Closed Loop Control based Power Manager for WiNoC Architectures. MES 2014: 60-63
25. Daniela Ventura, Diego Casado Mansilla, Juan Lopez-de-Armentia, Pablo Garaizar, Diego López-de-Ipiña, Vincenzo Catania. ARIIMA: A Real IoT Implementation of a Machine-Learning Architecture for Reducing Energy Consumption. UCAMi 2014: 444-451
26. Giuseppe Ascia, Maurizio Palesi, Vincenzo Catania. An Adaptive Output Selection Function Based on a Fuzzy Rule Base System for Network on Chip. DSD 2013: 505-512
27. Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania. Runtime Online Links Voltage Scaling for Low Energy Networks on Chip. DSD 2013: 941-944
28. Andrea Mineo, Marina Masi, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania. Low Energy Mapping Techniques under Reliability and Bandwidth Constraints. HPCC/EUC 2013: 2088-2095
29. Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Davide Patti. A first effort for a distributed segment-based approach on self-assembled nano networks. NoCArc@MICRO 2013: 59-64
30. Valerio Arena, Vincenzo Catania, Giuseppe La Torre, Salvatore Monteleone, Fabio Ricciato. SecureDroid: An Android security framework extension for context-aware policy enforcement. PRISMS 2013: 1-8
31. Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania. NoC links energy reduction through link voltage scaling. ICSAMOS 2013: 113-120
32. Vincenzo Catania, Giuseppe La Torre, Salvatore Monteleone, Davide Patti, Stefano Vercelli, Fabio Ricciato. A Novel Approach to Web of Things: M2M and Enhanced Javascript Technologies. GreenCom 2012: 726-730
33. Alessandro G. Di Nuovo, Giuseppe Ascia, Vincenzo Catania. A Study on Evolutionary Multi-Objective Optimization with Fuzzy Approximation for Computational Expensive Problems. PPSN (2) 2012: 102-111
34. Maurizio Palesi, Rickard Holsmark, Xiaohang Wang, Shashi Kumar, Mei Yang, Yingtao Jiang, Vincenzo Catania. An Efficient Technique for In-order Packet Delivery with Adaptive Routing Algorithms in Networks on Chip. DSD 2010: 37-44
35. Maurizio Palesi, Fabrizio Fazzino, Giuseppe Ascia, Vincenzo Catania. Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip. DSD 2009: 119-126
36. Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti, Gianmarco De Francisci Morales. An Effective Methodology to Multi-objective Design of Application Domain-specific Embedded Architectures. DSD 2009: 643-650

37. Alessandro G. Di Nuovo, Santo Di Nuovo, Serafino Buono, Vincenzo Catania. Feedforward artificial neural network to estimate iq of mental retarded people from different psychometric instruments. IJCNN 2009: 690-696
38. Alessandro G. Di Nuovo, Vincenzo Catania. Linguistic Modifiers to Improve the Accuracy-Interpretability Trade-Off in Multi-Objective Genetic Design of Fuzzy Rule Based Classifier Systems. ISDA 2009: 128-133
39. Dario Frazzetta, Giuseppe Dimartino, Maurizio Palesi, Shashi Kumar, Vincenzo Catania. Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links. DSD 2008: 18-25
40. Vincenzo Catania, Gianmarco De Francisci Morales, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti. High Performance Computing for Embedded System Design: A Case Study. DSD 2008: 656-659
41. Alessandro G. Di Nuovo, Vincenzo Catania. An evolutionary fuzzy c-means approach for clustering of bio-informatics databases. FUZZ-IEEE 2008: 2077-2082
42. Maurizio Palesi, Giuseppe Longo, Salvatore Signorino, Rickard Holmark, Shashi Kumar, Vincenzo Catania. Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms. NOCS 2008: 97-106
43. Alessandro G. Di Nuovo, Maurizio Palesi, Vincenzo Catania. Multi-Objective Evolutionary Fuzzy Clustering for High-Dimensional Problems. FUZZ-IEEE 2007: 1-6
44. Alessandro G. Di Nuovo, Vincenzo Catania. On External Measures for Validation of Fuzzy Partitions. IFSA (1) 2007: 491-501
45. Maurizio Palesi, Shashi Kumar, Rickard Holmark, Vincenzo Catania. Exploiting Communication Concurrency for Efficient Deadlock Free Routing in Reconfigurable NoC Platforms. IPDPS 2007: 1-8
46. Giuseppe Ascia, Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti. A Multiobjective Genetic Fuzzy Approach for Intelligent System-level Exploration in Parameterized VLIW Processor Design. IEEE Congress on Evolutionary Computation 2006: 1736-1743
47. Maurizio Palesi, Rickard Holmark, Shashi Kumar, Vincenzo Catania. A methodology for design of application specific deadlock-free routing algorithms for NoC systems. CODES+ISSS 2006: 142-147
48. Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti, Giuseppe Ascia, Vincenzo Catania. Fuzzy decision making in embedded system design. CODES+ISSS 2006: 223-228
49. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti. Neighbors-on-Path: A New Selection Strategy for On-Chip Networks. ESTImedia 2006: 79-84
50. Alessandro G. Di Nuovo, Vincenzo Catania. An Efficient Approach for the Design of Transparent Fuzzy Rule-Based Classifiers. FUZZ-IEEE 2006: 1381-1387
51. Alessandro G. Di Nuovo, Vincenzo Catania, Santo Di Nuovo, Serafino Buono. Evolving Fuzzy C-Means: An intelligent technique for efficient diagnosis of children mental retardation level from databases with missing values. IC-AI 2006: 290-296
52. Giuseppe Ascia, Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti. An Efficient Hierarchical Fuzzy Approach for System Level System-on-a-Chip Design. ICSAMOS 2006: 115-122
53. Alessandro G. Di Nuovo, Vincenzo Catania. Genetic Tuning of Fuzzy Rule Deep Structures for Efficient Knowledge Extraction from Medical Data. SMC 2006: 5053-5058
54. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti. Exploring Design Space of VLIW Architectures. ASAP 2005: 86-91
55. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti. A system-level framework for evaluating area/performance/power trade-offs of VLIW-based embedded systems. ASP-DAC 2005: 940-943

56. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi. An evolutionary approach to network-on-chip mapping problem. Congress on Evolutionary Computation 2005: 112-119
57. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti. Hyperblock formation: a power/energy perspective for high performance VLIW architectures. ISCAS (4) 2005: 4090-4093
58. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi. Multi-objective mapping for mesh-based NoC architectures. CODES+ISSS 2004: 182-187
59. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti. Multi-objective Optimization of a Parameterized VLIW Architecture. Evolvable Hardware 2004: 191-198
60. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Antonio Parlato. An evolutionary approach for reducing the switching activity in address buses. IEEE Congress on Evolutionary Computation (1) 2003: 107-114
61. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti. EPIC-Explorer: A Parameterized VLIW-based Platform Framework for Design Space Exploration. ESTImedia 2003: 65-72
62. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Antonio Parlato. An evolutionary approach for reducing the energy in address buses. ISICT 2003: 76-81
63. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi. A Genetic Bus Encoding Technique for Power Optimization of Embedded Systems. PATMOS 2003: 21-30
64. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi. A Genetic Approach To Bus Encoding. VLSI-SOC 2003: 426-431
65. Giuseppe Ascia, Vincenzo Catania, Daniela Panno. An efficient buffer management policy based on an integrated Fuzzy-GA approach. INFOCOM 2002: 1042-1048
66. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi. A Framework for Design Space Exploration of Parameterized VLSI Systems. VLSI Design 2002: 245-250
67. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi. Parameterised system design based on genetic algorithms. CODES 2001: 177-182
68. Giuseppe Ascia, Vincenzo Catania. A General Purpose Processor Oriented Fuzzy Reasoning. FUZZ-IEEE 2001: 352-355
69. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi. An Evolutionary Approach for Pareto-optimal Configurations in SOC Platforms. VLSI-SOC 2001: 157-168
70. Giuseppe Ascia, Vincenzo Catania, Giuseppe Ficili, Daniela Panno. A Fuzzy Buffer Management Scheme For ATM and IP Networks. INFOCOM 2001: 1539-1547
71. Giuseppe Ascia, Vincenzo Catania, Daniela Panno. An adaptive fuzzy threshold scheme for high performance shared-memory switches. SAC 2001: 456-461
72. Vincenzo Catania, Giuseppe Ficili, Daniela Panno. A Framework for Traffic Control in Integrated Services Networks Based on Fuzzy Logic. Applied Informatics 1999: 427-429
73. Giuseppe Ascia, Vincenzo Catania. An Optimized Parallel RISC Processor for Fuzzy Computing. Applied Informatics 1999: 454-456
74. Giuseppe Ascia, Vincenzo Catania. A Framework for a Parallel Architecture Dedicated to Soft Computing. VLSI Design 1998: 318-321
75. Vincenzo Catania, Giuseppe Ficili, Daniela Panno. An assessment of resource exploitation using artificial intelligence based traffic control strategies. ISCC 1997: 162-166
76. Giuseppe Ascia, Vincenzo Catania, Giuseppe Ficili. Design of a VLSI Hardware PET Decoder. VLSI Design 1997: 253-256
77. Vincenzo Catania, Salvatore Cavalieri, Marco Russo. Tuning Hopfield neural network by a fuzzy approach. ICNN 1996: 1067-1072
78. Vincenzo Catania, N. Fiorito, Michele Malgeri, Marco Russo. A soft computing approach to hardware software codesign. Great Lakes Symposium on VLSI 1995: 158-163
79. Vincenzo Catania, Giuseppe Ficili, Sergio Palazzo, Daniela Panno. A fuzzy decision maker for source traffic control in high speed networks. ICNP 1995: 136-143

80. Giuseppe Ascia, Vincenzo Catania. An efficient hardware architecture to support complex fuzzy reasoning. ICTAI 1995: 250-257
81. Vincenzo Catania, N. Fiorito, Michele Malgeri, Marco Russo. A Framework for Codesign Based on Fuzzy Logic and Genetic Algorithms. IEA/AIE 1995: 797-804
82. Vincenzo Catania, Marco Russo. Analog gates for a VLSI fuzzy processor. VLSI Design 1995: 299-304
83. Giuseppe Ascia, Vincenzo Catania. Design of a VLSI parallel processor for fuzzy computing. VLSI Design 1995: 315-320
84. Vincenzo Catania, Antonio Puliafito, Salvatore Riccobene, Lorenzo Vita. Performance Evaluation of a Partial Dynamic Declustering Disk Array System. HPDC 1994: 244-252
85. Vincenzo Catania, O. Granato, Antonio Puliafito, Lorenzo Vita. PMT: A Tool to Monitor Performances in Distributed Systems. HPDC 1994: 279-286
86. Vincenzo Catania, L. Mazzola, Antonio Puliafito, Lorenzo Vita. Performance analysis of DQDB behaviour with priority levels. ICDCS 1991: 44-51
87. Vincenzo Catania, Mario Gerla, Claudio Pavanelli. A Routing Strategy for MAN Interconnection. INFOCOM 1991: 608-615
88. G. Marotta, M. Iudica, M. Tiraboschi, Vincenzo Catania, Lorenzo Vita, Andres Albanese, Tasco N. Devetzis, M. W. Maszczak. Internetworking data services. LCN 1991: 223-229
89. Vincenzo Catania, Antonio Puliafito, Lorenzo Vita. Availability and Performability Assessment in LAN Interconnection. INFOCOM 1990: 1181-1187
90. Salvatore Casale, Vincenzo Catania, Antonio Puliafito, Lorenzo Vita. A Multiple Spanning Tree Protocol in Bridged LANs. IFIP Congress 1989: 633-638
91. Salvatore Casale, Vincenzo Catania, Lorenzo Vita. Fault tolerance increasing in token ring LANs. LCN 1988: 446-452