

CURRICULUM VITAE OF PROF. GIUSEPPE ASCIA

Associate Professor of Computer Architecture
Dipartimento di Ingegneria Elettrica, Elettronica e Informatica – Università di Catania
Viale Andrea Doria, 6 Edificio 3 – 5th Floor, Room 14
95125 – Catania (Italy)
Email: giuseppe.ascia@unict.it
Tel.: 095-7382353

GENERAL INFORMATION

Graduated in Electronic Engineering, specializing in Computer Engineering, on 30 March 1994 with a final grade of 110/110 cum laude. He obtained a PhD in Electronic, Computer and Telecommunications Engineering in June 1998.

From October 1999 to October 2002, he was a research fellow at the Department of Computer and Telecommunications Engineering of the University of Catania, scientific field K05A “Information Processing Systems”, with the research programme “Architectures and Design Methodologies for Embedded Systems”.

Since November 2002, he has been an Associate Professor in the scientific disciplinary field IINF-05/A – Information Processing Systems at the Department of Electrical, Electronic and Computer Engineering of the University of Catania.

RESEARCH ACTIVITY

The research activity of Prof. Ascia focuses on research topics in the field of computer architectures.

In these research fields, he is the author of numerous publications in international scientific journals, book chapters, and proceedings of international conferences.

Prof. Ascia has mainly worked on the following research topics:

- Parallel architectures capable of supporting Artificial Intelligence applications based on fuzzy logic.
- Methodologies for multi-objective design-space exploration.
- Resource management in high-speed distributed systems.
- System-on-Chip design methodologies.
- Approximate computing techniques.
- Hardware accelerators for specific applications.
- Multi-chip quantum architectures.

Prof. Ascia has carried out his research activity within numerous national and European research projects, including PRIN projects, Horizon Europe projects, and quantum systems projects.

TEACHING ACTIVITY

In the 2002/2003 academic year, he taught the courses Fundamentals of Computer Science, Computer Architectures, and Fundamentals of Computer Science Laboratory in the Degree Programme in Telecommunications Engineering.

In the 2003/2004 academic year, he taught Fundamentals of Computer Science and Laboratory and Computer Architectures in the Degree Programme in Telecommunications Engineering.

From the 2004/2005 to the 2008/2009 academic year, he taught Fundamentals of Computer Science and Laboratory and Computer Architectures in the Degree Programme in Telecommunications Engineering, and Hardware/Software Design Methodologies in the Master's Degree Programme in Computer Engineering.

In the 2009/2010 academic year, he taught Fundamentals of Computer Science for Civil Engineering and Hardware/Software Design Methodologies in the Master's Degree Programme in Computer Engineering.

In the 2010/2011 academic year, he taught Fundamentals of Computer Science for Civil Engineering and Computer Architectures in the Degree Programme in Computer Engineering.

In the 2011/2012 academic year, he taught Fundamentals of Computer Science for Civil Engineering and Computer Architectures Laboratory in the Degree Programme in Computer Engineering.

In the 2012/2013 academic year, he taught Computer Architectures in the Degree Programme in Computer Engineering and Fundamentals of Computer Science for Industrial Engineering.

From the 2013/2014 to the 2015/2016 academic year, he taught Computer Architectures in the Degree Programme in Computer Engineering and Embedded Systems in the Master's Degree Programme in Computer Engineering.

From the 2016/2017 to the 2024/2025 academic year, he taught Computer Architectures in the Degree Programme in Computer Engineering and Advanced Computer Architectures in the Master's Degree Programme in Computer Engineering.

In the 2025/2026 academic year, he taught the Computer Architectures module in the Degree Programme in Computer Engineering and Advanced Computer Architectures in the Master's Degree Programme in Computer Engineering.

Prof. Giuseppe Ascia has supervised numerous theoretical and/or experimental degree theses on topics concerning the field of information processing systems.

He has served on numerous committees for the award of PhD degrees.

He was a member of the PhD Board in Systems, Energy, Computer and Telecommunications Engineering from 2013 (29th cycle) to 2025 (41st cycle).

SERVICE TO THE SCIENTIFIC COMMUNITY

Prof. Ascia serves as a reviewer for the following international journals:

- IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems
- IEEE Transactions on Very Large Scale Integration Systems
- IEEE Transactions on Parallel and Distributed Systems
- IEEE Transactions on Evolutionary Computation
- ACM Transactions on Design Automation of Electronic Systems
- Elsevier Journal of System Architecture
- International Journal of Systems, Control and Communications
- Elsevier Integration, the VLSI Journal
- IET Computers & Hindawi VLSI Design
- Elsevier Microprocessor and Microsystems

Catania, 22/09/2026

Giuseppe Ascia